

*Sub
ent
C, luna*

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal; and

a control circuit for selectively enabling one of the differential amplifier circuit and the second circuit in accordance with a control signal, wherein the control circuit isolates a disabled one of the differential amplifier circuit and the second circuit from at least one of the first power supply and the second power supply.

*Adv
C, luna*

38. (Once Amended) An input buffer circuit comprising:

a differential amplifier circuit for receiving first and second input signals and generating an amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, disposed between a first power supply and a second power supply, for receiving the amplified signal from the differential amplifier circuit;

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal; and

a control circuit, coupled to the differential amplifier circuit and the first and second circuits, for selectively enabling the differential amplifier circuit and one of the first circuit and the second circuit in accordance with a control signal, wherein the control circuit isolates a disabled one of the first circuit and the second circuit from the first power supply or the second power supply.

Please add new claims 43-47 as follows:

3. (New) An input buffer circuit comprising:

a differential amplifier circuit, disposed between a first power supply and a second power supply, for receiving first and second input signals and generating an amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, coupled to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal and generating an output signal to the first circuit; and

a control circuit for selectively enabling one of the differential amplifier circuit and the second circuit in accordance with a control signal.

44. (New) An input buffer circuit comprising:

a differential amplifier circuit, disposed between a first power supply and a second power supply, for receiving first and second input signals and generating an amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, coupled to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;

Comp C

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal and generating an output signal to the first circuit; and

Alt 2

a control circuit for selectively isolating one of the differential amplifier circuit and the second circuit from at least one of the first power supply and the second power supply.

45. (New) An input buffer circuit comprising:

a differential amplifier circuit, disposed between a first power supply and a second power supply, for receiving first and second input signals and generating an amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, coupled to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal and generating an output signal to the first circuit; and

a control circuit for selectively enabling one of the differential amplifier circuit and the second circuit in accordance with a control signal, wherein the control circuit isolates a disabled one of the differential amplifier circuit and the second circuit from at least one of the first power supply and the second power supply.

46. (New) An input buffer circuit comprising:

*Sub
Comp
3*

a differential amplifier circuit, disposed between a first power supply and a second power supply, for receiving first and second input signals and generating a single amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, coupled to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal and generating a single output signal to the first circuit; and

a control circuit for selectively enabling one of the differential amplifier circuit and the second circuit in accordance with a control signal.

47. (New) An input buffer circuit comprising:

a differential amplifier circuit, disposed between a first power supply and a second power supply, for receiving first and second input signals and generating a single amplified signal corresponding to a voltage difference between the first and second input signals;

a first circuit, coupled to the differential amplifier circuit, for receiving the amplified signal from the differential amplifier circuit;

a second circuit, disposed between the first power supply and the second power supply, for receiving the first input signal and generating a single output signal to the first circuit; and